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Abstract—To ensure that a program will respect all its tim-
ing constraints we must be able to compute a safe estimation of
its worst case execution time (WCET). However with the increas-
ing sophistication of the processors, computing a precise estima-
tion of the WCET becomes very difﬁcult. In this paper, we pro-
pose a novel formal method to compute a precise estimation of
the WCET that can be easily parameterized by the hardware ar-
chitecture. Assuming that there exists an executable timed model
of the hardware, we ﬁrst use symbolic execution [1] to precisely
infer the execution time for a given instruction ﬂow. Then we
merge the states relying on the loss of precision we are ready to
accept.
Keywords: staticanalysis, WCET, processor modelization, symbolic
execution.
1 Introduction
Computing WCET is useful either to determine appropriate
scheduling schemes for the tasks or to perform an overall
schedulability analysis. This is done obviously in order to
guarantee that all timing constraints will be met. Computing
program execution time has always been difﬁcult. Dynamic
methods [11, 12] as well as formal methods [5, 8] have re-
ceived a lot of attention for precise estimation of the worst
case execution time of code snippets. However, current meth-
ods have some difﬁculties to cope with the increasing com-
plexity of the hardware used to implement critical real time
applications.
In this paper, we present part of our formal method [15] to
compute an upper estimation of the WCET that contains the
loss of precision and that can also be parameterizedby current
complex hardware architecture like super-scalar microproces-
sor or multi-processor systems.
Thecontributionofthispaperistwofold,ononehandweshow
how easily we abstract the behavior of a current hardware ar-
chitecture in order to highlight its timing properties, and on
the other we propose an approach which uses this abstraction
to compute the WCET of a sequence of code.
The paper is organized as follows: we ﬁrst present how the
formal methods which are usually used to compute WCET
(Section 2) and we give an overview of our framework (Sec-
tion 3). Then, we show how we compute the execution time
of an instruction sequence using symbolic execution as well
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as how we abstract the executable timed model to manage the
explosion of the states generated by the symbolic execution
(Section 4). After that, we illustrate our approach through an
example (Section 5). In Section 6, we give an overview of
how the merging policy works. Finally, we conclude and we
present ongoing and future works (Section 7).
2 Formal methods
Nowadays the most mature method which allows to compute
an over approximation of the WCET is the one developed by
AbsInt team. This method can be described as follow:
Initially, a control ﬂow graph (CFG) is extracted from the bi-
nary code. Then on this CFG a value analysis is carried out
to produce an approximation (intervals) of the memory ar-
eas which will be reached. This result is in turn exploited by
the following stage represented by the cache analysis which is
used to classify the memory references in:
• Cache always hit: The memory reference always results
in a cache hit.
• Cache always miss: The memory reference always re-
sults in a cache miss.
• Persist: The referenced memory block will be load at
most once.
• Not classiﬁed: The memory reference could not be clas-
siﬁed in one of the above groups.
When this classiﬁcation is made for all blocks, it is injected as
input of the following analysis. This will deﬁne the possible
states of the pipeline at each execution point of the analyzed
program. Therefore, it will be associated to each instruction
various execution times (each one is related to a precise envi-
ronment). At this moment it is useful to specify that the im-
plementation of these various analyses was possible because
it is based on abstract interpretation [9, 10]. This technique
is largely used for program checking, and it makes possible
to associate concrete values to abstract ones (a whole of con-
crete values could thus be represented by an abstract value).
The various results obtained during the preceding stages, are
ﬁnally exploited jointly with the source code by the last anal-
ysis called path analysis. This analysis is based on linear pro-
gramming techniques. That enables it to produce the longest
execution path.
This approach is represented by a sequential analysis formed
by black boxes [5, 8]. This is one of the strong points of this
approach, considering that it makes possible to use different
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stract interpretation for the cache and the pipeline analysis,
while the pathanalysis is donebyILP (integerlinearprogram-
ming). But this strengthcan also be a weakness [6, 7]. Indeed,
the increase in complexity of the hardware platform leads to
an increase in the number of black boxes required to perform
the analysis as well as a more complex design for each black
box that abstracts the hardware semantics.
In addition, those formal methods have three main drawbacks.
During the analysis the dependenciesbetween the black boxes
cannot be identiﬁed precisely which leads those methods to
explorea superset of all executionpaths. Thus WCETs for un-
feasible execution paths are taken into account (1); To avoid
the state explosion, execution paths are merged using tools
providedbyabstractinterpretationlike wideningoperator,that
may also conducts to an over-exaggerated approximation of
the execution time (2); The analyzer must explicitly support
the target platform and must provide valuable abstraction of
the hardware components that compose the target platform
(3).
3 Our framework
Our approach is mainly based on the symbolic execution. So
before explaining how the method works let us describe what
is the symbolic execution.
3.1 Background: Symbolic execution
The main idea behind symbolic execution [1, 2] is to use sym-
bolic values instead of actual data to represent the input val-
ues. As a result, the output values computed by a program
are expressed as a function of symbolic values. Evaluation of
assignments is done naturally, the left-hand side variable re-
ceives the resulting symbolic expression, which should be a
polynomial.
Evaluation of alternatives is a bit more complicated. It re-
quires that a "path condition" PC – a Boolean expression over
the symbolic inputs – is added to the executionstate. The path
condition PC is a (quantiﬁer-free) boolean formula over the
symbolic inputs; it accumulates constraints which the inputs
must satisfy in order for an execution to follow the particular
associated execution path. At program start, each symbolic
execution begins with PC initialized to true. When encoun-
tering an alternative, evaluation ﬁrst starts with the evaluation
of the associated Boolean expression by replacing variables
by their values. Since the values of variables are polynomials
over the symbols, the condition is an expression of the form:
P > 0, where P is a polynomial. Call such an expression R.
Then we can have three cases:
• PC ⊃ R and PC 6⊃ ¬R: The expression is always
true, the execution continues with the conditional code
sequence.
• PC ⊃ ¬R and PC 6⊃ R: The expression is always false,
the execution continues with the "else" code sequence if
an "else" block is available or simply ignore the condi-
tional code sequence.
• Otherwise, the Boolean condition may be true or false.
In this case, we split the path condition in two paths con-
ditions PCtrue = PC ∧ R and PCfalse = PC ∧ ¬R. We
continue the concurrent execution of the condition code
sequencewith PCtrue and the "else" code sequenceor the
code located after the conditional code sequence with the
path condition PCfalse.
3.2 Conjoint symbolic execution of binary code and
time-accurate system model
To mitigate the drawbacks of the formal methods (section II),
we propose a new approach that extends the classical frame-
works for computing the worst case execution time of a se-
quence of code with no loops or branch instruction. This new
framework provides two main advantages over the methods
currently used: (1) it simply requires an executable timed-
model of the target platform and does not require the design
of black boxes that abstract the hardware semantics, this is
achieved by the conjoint symbolic execution of the program
code and the executable model of the processor, (2) it pro-
vides a method that allows to identify executionstates that can
be merged with no loss of precision as well as gives insight in
the resulting loss of precision when merging execution paths
that have similar but differentexecutiontimes, this is achieved
by the backward execution paths merging with symbolic exe-
cution lookup policy.
Inthis paper,we focusonthe conjointsymbolicexecutionpart
of the analysis method. During symbolic program execution,
the executable model of the processor is used to compute for
eachexecutionpointall the states thatthe processormayreach
when executing this instruction with respect to the execution
history. Following this reasoning we build a symbolic tree
which contains:
(1) All the states that the processor may reach during the exe-
cution (only the possible paths are taken into account).
(2) The transitions are labeled with the maximum number of
clock cycles needed to move from one state to another.
Soat theendoftheanalysis, weeasily extractfromthetree the
temporally longest execution path. In the next section (Sec-
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Figure 1: WCET estimation method
tion 4), we explain how we build a symbolic tree which con-
tains all the possible execution times of the analyzed program
as well as how we abstract it in order to reduce the number
of the generated states whithout introducing any loss of pre-
cision. Then, we present some signiﬁcant architectural details
Proceedings of the International MultiConference of Engineers and Computer Scientists 2009 Vol II
IMECS 2009, March 18 - 20, 2009, Hong Kong
ISBN: 978-988-17012-7-5 IMECS 2009of the hardware used in our framework as well as a small pro-
gram to illustrate our approach (Section 5). Finally, we give
in section 6 an overview of how the merging policy works.
4 Using an executable timed-model of the tar-
get system to Compute the WCET
4.1 An executable timed model of the target archi-
tecture
During our analysis we must provide an executable timed
modelofthe hardware. This abstracttimed modelis ﬁrst mod-
eled in C++ with some SystemC facilities. Further extensions
could accept full SystemC TLM-T, SystemC Verilog, VHDL
or Verilog descriptions.
The executable timed model Basically a processor can be
seen as a complex component which is composed by several
units. Each one carries out a number of tasks during a clock
cycle. The current processor state is the product of the states
of all the basic units of the processor.
Deﬁnition 1 System unit states & system states A system unit
state SC[u] is a minimal set of properties that allows to deﬁne
what is the next operation that this unit u will perform.
The state of the target system SC is the product of all the
states of the units that compose this system SC: SC =
(⊗u unit of SSC[u]).
4.2 Building a symbolic graph
The state s of a symbolically executed binary program in-
cludes the system state SC the processor state (pipeline,
data/instruction cache and the PC), and SV the symbolic val-
ues. The executable timed model is symbolically executed for
the givenprogram. This modeltakes as aninputa currentstate
SC ofthe system and returnsthe processorstates SC
0 obtained
after executing the model during one clock cycle.
We begin the symbolic execution of the code snippet with an
empty pipeline (P = empty) 1 and no information about the
cache states (IC = DC = >).
Starting from this initial state and relying on the processor de-
scription we execute the code symbolically. So, we compute
on each clock cycle the set of next states. This set contains
all the states that the processor may reach when it starts ex-
ecuting the code with respect to the execution history. For
instance, after each cache miss the processor initiates a mem-
ory transaction that loads a cache line. If during the execution
a cachemiss occurs whenaccessing a word, the cache gets up-
dated. So accessing the double word that follows immediately
the loaded word will result in a cache hit.
4.3 Simplifying the generated symbolic graph
The modelof the targetarchitecturemust be timed, that means
that it must preserve the time (number of clock cycles) the
1This assumption is made because starting an execution with an unknown
pipeline state implies having some information about the running application,
which implies other assumptions.
processor needs to execute an instruction. The simplest im-
plementation of timed model use the clock as the base cycle.
So for each clock cycle, it computes the new state of the pro-
cessor. However, in the presence of cache misses and pipeline
stalls, it may lead to unnecessaryintermediate states, since the
processor is waiting for some data. A more efﬁcient imple-
mentation is the time-accurate model, as shown on ﬁgure 2.
It is achieved when returning the next processor state that is
different from the current one as well as the number of clock
cycles required to reach this processor state.
Deﬁnition 2 Clock-accurate model & Time-accurate model
An executable clock-accurate model is an executable function
that maps a system state SC to the next system state SC
0 at
the next clock cycle. An executable time-accurate model is an
executable function that maps a system state SC to the pair of
a system state SC
0 and the time t ∈ T needed to reach this
system state.
The atomic times that are associated to a particular cache op-
eration are:
th: time associated to a cache hit.
tm: time associated to a cache miss.
trl: time associated to a cache line reloading.
(d): data cache. (i): instruction cache.
During the execution data and instruction caches are ab-
stracted to indicate the state of the cache (busy or idle) as well
as to tell if the requested data is present in the cache.
4.4 Symbolic execution of the time-accurate model
As describedbefore,the time-accuratemodeltakes as an input
a current state SC of the system and returns the next processor
state SC
0 that is different from the current one as well as the
number of clock cycles required to reach this system state.
Symbolic execution of the time-accurate model takes as an
entry the current symbolic state s of the system and returns a
set ﬁnal states as well as the respective times required to reach
this ﬁnal states: {(s1,t1),...,(sn,tn)}.
Deﬁnition 3 Intermediate states If s ∈ S is a valid sys-
tem state, we call “intermediate states” the ﬁnal states
{(s1,t1),...,(sn,tn)} generatedbyonestep ofsymbolicexe-
cution of the time-accurate model when starting the execution
with the state s.
Deﬁnition 4 Timed Symbolic Execution Graph The sym-
bolic execution graph (N,TR,M) is a graph that describes
the symbolic execution of a code sequence and is deﬁned as
follow:
• the nodes N of the graphs are symbolic states,
• the transitions TR : (N × N) map a node N to another
node N.
• the labeling function M maps TR −→ T and associates
to each transition tr = (ns × ne) the number of clock
cycles that the system takes to go from the starting state
ns to the ending state ne of the transition.
Now, we present the algorithm that builds the timed symbolic
execution tree for a sequence of binary instructions.
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Figure 2: Symbolic execution of the executable timed (ETM)
and the time-accurate model (TAM)
r ← { initial processor state (pipeline & data cache), PC
= true }, ; // Initialization
current_states ← {r}, G ← {r};
while current_states is not empty do //
Propagation
Removes state s from current_states;
Computes the symbolic successors
{(ss
1,t1),...,(ss
n,tn)} of s;
Adds all transitions s −→ti ss
i to the symbolic
execution graph G;
Adds to the set current_states all the states ss
i
that are not terminal states (terminal states are the
ﬁnal states generated by the last instruction of the
code sequence);
5 Framework’s illustration
In this section we propose a description of a hardware archi-
tecture in order to show how we abstract this description and
how we use the resulting abstraction to compute a precise es-
timation of the WCET. Before starting the processor’s mod-
elization, we should decide about the characteristics that we
will need during the analysis. These characteristics represent,
oneachclockcycle, notonlythestate ofthe processorbutalso
allow to identify precisely what are the reachable states on the
next clock cycle.
5.1 Processor’s description
To buildthe processorstate, ﬁrst we can imagine that a combi-
nation of the pipeline and the cache states will sufﬁce to have
a precise representation of the hardware. However, during the
analysis, relyingon this representationwe cannotidentify pre-
ciselythenextreachablestates. Tosolvethisproblem,thepro-
cessor’s state must be enriched with a "path condition (PC)"
(Section 3). This PC provides to identify at each execution
point of the control ﬂow graph which path should be taken.
So we represent a processor state by a combination of:
(1) a pipeline state (see below the deﬁnition).
(2) cache state (instruction and data): it is represented by the
instruction (or data) that it contains.
(3)a PC: as seen in section 3, it accumulatesconstraintswhich
the inputs must satisfy in order for an execution to follow the
particular associated execution path.
Now we will focus on describing the pipeline state. Note that
most of the pipelines developed in order to be integrated into
an embedded system contain at least :
Fetch: On each clock cycle, this unit retrieves instruction(s)
fromthememorysystemandcomputesthelocationofthenext
instruction(s).
Dispatch: This unit decodes the instructions supplied by the
instruction fetch stage and dispatches them to the appropriate
execution unit.
Execute: Each execution unit that has an executable instruc-
tion executes the selected instruction, and notiﬁes the comple-
tion stage that the instruction has ﬁnished execution. Nowa-
days, most of the pipelines integrate at least ﬁve execution
units : an integer unit (IU), a ﬂoating-point unit (FPU), a
branch processing unit (BPU), a load/store unit (LSU), and
a system register unit (SRU).
Complete/writeback: This pipeline stage maintains the cor-
rect architectural machine state and transfers the results to the
appropriate registers as instructions are retired.
The following table summarizes the pipeline stages.
Processor units
F: Fetcher CU: Completion Unit
D: Dispatcher SRU: System Register Unit
LSU: Load Store Unit RS: Reservation Station
IU: Integer Unit FPU: Float Point Unit
BPU: Branch Processing Unit
During the execution the states of the units are characterized
by the instructions that are currently executed (eg. IU2 indi-
cates that the integer unit executes the second instruction of
the program).
5.2 Processor’s modelization
Before starting the analysis we must provide a model of the
processor. it is a simple program (see ﬁgure 3 which repre-
sents the fetch Unit) that describes the processor’s behavior.
The processor’s model works as follow: everytime the fetcher
is free (instruction A), it tries to fetch an instruction from the
instructioncache. Firstit associates anidentiﬁertotheinstruc-
tion (instruction B), then the virtual address of the instruction
is convertedto a real one (instructionC), and it sends a request
to the cache (instruction D). Finally it gets the time required
to fetch the instruction (instruction E).
The instruction E shows that this description leads to build
a time accurate model (TAM) (see ﬁgure 5). Indeed, every
time the fetcher fetches an instruction, the program line E re-
turns the time that this request takes. This behavior matches
the deﬁnition of a time accurate model (Section 4). So each
symbolic execution step of this model returns the next pro-
cessor state SC
0 that is different from the current one as well
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VirtualAddress , int Id e n t i fi e r )
{// t e st i f the fetcher is free
A. i f ( gettime () ==0)
{ / / associate each i nstruct ion to an i d e n t i fi e r
B. IdentifierVirtualAddress . in sert ( pair <int , bool
∗> ( Identifier , VirtualAddress ) ) ;
/ / convert the v i rtu al address to a real one
C. realaddress= pMemoryManagementUnit−>
EffectiveAddressToRealAddress ( VirtualAddress ) ;
/ / fetch the i nstruct ion from the cache
D. pControlcache−>readrequest ( VirtualAddress ,
realaddress , I d e n t i f i e r ) ;
/ / get the required time to fetch the i nstructi on
E. time= pControlcache−>requesttime () ;
}
}
Figure 3: Processor’s modelization: Fetch Unit (F)
as the number of clock cycles required to reach this system
state. However, an executable timed model (ﬁgure 4) would
split the instruction E into E1;E2....Ensteps (n depends on the
scenario). Each step takes one clock cycle to be executed
5.3 Illustration of the conjoint symbolic execution
To illustrate the analysis method, we symbolically execute an
assembly instruction (graybackground)relyingon the proces-
sor’s model shown on ﬁgure 3. This is a load operation that
1. lwz %r1 , off (@N
transfers a word from the memory to the register 1. Note that
during the analysis each instruction has an identiﬁer which
represents its position in the program. Before explaining the
execution,let us recall that we start the analysis with an empty
pipeline (P = empty) and no information about the cache
states (IC = DC = >).
Starting from this initial state and relying on the processor’s
model, the analysis is carried out as follow:
On each clock cycle we test the fetcher (instruction A of the
model), if it is busy we wait until the next clock cycle, else we
associate an identiﬁer to the instruction (instruction B). Then,
the address of the instruction is converted from a virtual ad-
dress to a real one (instruction C). After that, the fetcher sends
a request to the instruction cache (instruction D). At this ex-
ecution point we must ﬁrst distinguish among two cases: the
instruction is in the cache (cache hit) and the instruction is not
in the cache (cache miss). We also must distinguish between
the case where the cache is idle: we did not wait to request
the instruction and the case where the cache is busy: we must
ﬁrst wait until the cache-line-reload operation terminates. So
we can resume all the possible scenarios as follow:
(1) cache hit and the cache is idle (execution trace
A;B;C;D;E).
(2) cache miss and the cache is idle (execution trace
A;B;C;D;E1;E2..E5).
(3) cache hit and the cache is busy (execution trace
A;B;C;D;E1;E2..E6).
(4) cache miss and the cache is busy (execution trace
A;B;C;D;E1;E2..E12).
On the graphs presented by the ﬁgure 4 and 5 we see that,
Figure 4: Symbolic execution steps of the executable timed
model (ETM) for the assembly instruction
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PC = true
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IC = > ∧ I1
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N(a cache line)
DC = >
PC = true
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P = F1
IC = > ∧ I1 −
N(a cache line)
DC = >
PC = true
A;B;C
th(i)
tm trl + th(i)
trl + tm | STEP D;E
Figure 5: Symbolic execution steps of the time-accurate
model (TAM) for the assembly instruction
concerning the scenario (1)–i.e., from the state S0 to S1, after
one clock cycle: (A) the pipeline fetches the instruction thus
its state moves from (P = empty) to (P = F1), (B) the in-
structioncachecontainsthe instructionso its state movesfrom
(IC = >) to(IC = >∧I1),(C) thecachestate (DC) as well
as the PC stay at the same state. Now, in order to understand
the interest behindabstracting the executabletimed model, we
focus on the last instruction of the model (instruction E). This
instruction allows to know the time needed to get the instruc-
tion from the instruction cache. So in the presence of a cache
miss (or pipeline stalls) if we choose to build the tree using an
executable timed model (The simplest implementation which
use the clock as the base cycle) it may lead to unnecessary in-
termediatestates since the processoris waiting duringthetime
returnedby the instructionE. A moreefﬁcient implementation
is the time-accurate model. It is achieved when returning the
next processor state that is different from the current one as
well as the number of clock cycles required to reach this pro-
cessor state. Like we see on the ﬁgure 5 , this abstraction does
not introduce any loss of precision. Thus we explore the same
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executingthe programclockcyclebyclockcycle, wecompute
immediately the set of pertinent “intermediate states”. So the
previous scenarios become:
(1) cache hit and the cache is idle takes th clock cycles.
(2) cache miss and the cache is idle takes tm clock cycles.
(3)cachehit andthe cacheis busy. takesth+trl clockcycles.
(4) cache miss and the cache is busy takes tm+trl clock cy-
cles.
Now if we compare the graph on ﬁgure 5 with the one pre-
sented on ﬁgure 4 we conclude easily that:
- The number of the generated states has decreased (the ex-
ecution trace has decreased from A;B;C;D;E0;E1;E2..En to
A;B;C;D;E).
- Both of them contain the same information (we do not intro-
duce any loss of precision).
6 Merging states
The symbolic execution allows to represent all the states that
the processor may reach at each program point. So, the num-
ber of the generated states during the execution increases ex-
ponentially. Assuming that ρ represents the pipeline depth, σ
denotes the maximal efﬁciency of the processor i.e. the num-
ber of instructions that are handled per clock-cycle, and η de-
notes the number of instructions of the code snippet, then an
upper bound of the number of the states generated is: 3σ η ρ
To avoid this exponential states explosion, the second part of
theanalysis consists inmergingthosestates relyingontheloss
of precision we are ready to accept. Indeed, we developed a
merging policy (see [15] for details) to reduce the previous
exponential increase to a linear one which is equal to:
γ σ η 3ρ+λ where γ is the maximum number of set of “inter-
mediate states”.
7 Conclusion and future work
We presented a part of our analysis method to compute an up-
per estimation of the WCET that can be parameterizedby cur-
rent complex hardware architecture, the only requirement is
that an executable time-accurate model of the target system is
available.
Instead of trying to build semi-automatically from the for-
mal hardware description of the target system the black boxes
of the analyzer that abstract the behavior of the target sys-
tem [13], we have described a new approach that: Uses a sim-
ple model–.i.e, it is easy to develop this model or to modify
it (1). Can easily adapted to complex hardware architectures
(2). Takes into account all the dependencies and the inter-
actions that happen between the processor’s units during the
execution (3).
This approach is currently being implemented and fully tested
with time-accurate model of PPC 603e [3, 4] as well as multi-
core PPC 5554 processors.
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